### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): ABE et al. Atty. Dkt.: 01-519

Serial No.: Unknown Group Art Unit:

Filed: Concurrently herewith Examiner:

Title: VOLTAGE BOOSTER HAVING

NOISE REDUCING STRUCTURE

Commissioner for Patents Date: November 20, 2003 Arlington, VA 22202

## **INFORMATION DISCLOSURE STATEMENT**

Sir:

<u>s</u>.

Pursuant to 37 C.F.R. §1.56, the reference(s) listed on the attached Form PTO-1449 is/are submitted for consideration by the Examiner without any admission that it/they constitute(s) statutory prior art, or without any admission that it/they contain(s) subject matter that anticipates the invention or renders the invention obvious to a person of ordinary skill in the art.

The Examiner is requested to initial the attached PTO Form-1449 and to return a copy of same to the undersigned attorney as proof that the listed reference(s) has/have been considered and made of record.

Respectfully submitted,

David G. Posz Reg. No. 37,701

Posz & Bethards, PLC 11250 Roger Bacon Drive, Suite 10 Reston, VA 20190 (703)707-9110 (phone) Customer No. 23400

## \* PATENT APPLICATION

FORM PTO-1449	ATTY. DKT NO.	01-519	SER. NO.
	APPLICANT	ABE et al.	
	FILING DATE	November 20, 2003	GROUP

### REFERENCE DESIGNATION

## **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE NAME		CLASS	SUB CLASS
	6,469,569 (English counterpart of JP-A-2001-69747 which is discussed in page 2 of the spec.)	Oct. 22, 2002	Miyamitsu		
	2003/0085755 A1	May 8, 2003	Miyamitsu et al.		

#### FOREIGN PATENT DOCUMENTS

 т т					TRANSLATION			
	DOCUMENT NUMBER	DATE	COUNTRY	NAME	CLASS	SUB CLASS	YES	NO
 -			<del> </del>	ļ			-	<u> </u>
						.,		L
 		<del> </del>						
							i	

\* Full English text is available in machine-translated form in JPO (Japanese Patent Office) English language web site at http://www1.ipdl.jpo.go.jp/PA1/cgi-bin/PA1INDEX.

# OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	John F. Dickson, "On-Chip High-Voltage Generation in MNOS Integrated Circuits
	Using an Improved Voltage Multiplier Technique", IEEE Journal of Solid-State
	Circuits, June 1976, pp.1-6 (discussed in page 3 of the spec.)
EXAMINER	DATE CONSIDERED
Day 10/04 (Came 2	\( \sigma \)

Rev. 10/94 (Form 3.05)